FVO — Formal Verification Online
Chapter 3 quiz

Check yourself: SystemVerilog Assertions Essentials

Pick one answer per question, then press Check answers. Explanations appear after checking. Your best score is saved in this browser.

Q1 Which directive tells a formal tool to only explore traces where a property holds?
Q2 The spec says "gnt must be asserted one cycle after req". Which property is correct?
Q3 What does ack[->2] mean?
Q4 An assertion of the form A |-> B is proven, but a cover of A is unreachable. What is the right conclusion?
Q5 Why does a concurrent assertion see the "old" value of a signal that changes exactly at the clock edge?
Q6 In the arbiter lab, why is a_fair written as ##[0:N-1] and not ##[0:N-2]?
Was this page helpful?

Tip: select any text on the page before clicking Report and it will be quoted in your report.